Abstract-MEMS-based piezoelectric energy harvesters are promising energy sources for future self-powered medical implant devices, low-power wireless sensors, and a wide range of other emerging ultra-low-power applications. However, the small form factors and the low vibration frequencies can lead to very low (in μW range) harvester output power. This makes the design of integrated CMOS rectifiers a challenge, ultimately limiting the overall power efficiency of the entire power management system. This work investigates two different fully integrated rectifier topologies, i.e. voltage doublers and full bridges. Implemented in 0.35-μm, 0.18-μm, and 65-nm CMOS technologies, the two rectifier architectures are designed using active diodes and crosscoupled pairs. These are then evaluated and compared in terms of their power efficiency and voltage efficiency for typical piezoelectric transducers in such ultra-low-power applications which generate voltages between 0.27-1.2 V. Furthermore, analytical expressions for the rectifiers are verified against circuit simulation results, allowing a better understanding of their limitations.
I. INTRODUCTION
Harvesting energy from the environment is an attractive choice for powering wireless sensors and medical implants. Utilizing piezoelectric (PE) transducers to extract energy from vibrations is particularly appealing due to its high energy density [1] and the wide availability of ambient vibration sources. A typical power management unit (PMU) in a PE harvester system is depicted in Fig. 1 which converts the alternating electrical output from the PE transducer into a steady voltage to supply a load circuit. The PMU has to maximize the power extracted from the PE transducer while supplying the specific voltage/current to the load circuit. Power consumption in the PMU must be minimized to limit energy loss. The focus of this work is on the rectifier sub-block of the PMU.
Consider the electrical equivalent circuit of a PE transducer shown in Fig. 2 [2] . Assuming a high Q value, the opencircuit voltage V P = I P /2πf P C P where f P is the frequency of vibration. In form-factor constrained applications with low ambient vibration levels (upto a few hundred Hz), the output power and voltage (V P ) generated by the PE transducer are typically low [3] . The design of CMOS rectifier circuits which provide high power and voltage efficiency at low operating voltages presents significant challenges. Several works which improve upon conventional rectifier topologies have been reported [2] - [5] . Unlike a majority of these works which utilize 
II. RECTIFIER TOPOLOGIES
Full-bridge rectifiers and voltage doublers are the two important types of rectifier circuits widely found in piezoelectric energy harvesting systems [2] . Different variants of these rectifiers have been simulated in this work. Since PN-junction diodes and diode-connected MOSFETs entail substantial voltage drops and consequently lower the power efficiency of the rectifier, they have been excluded. Figure 3 (a) illustrates a full-bridge rectifier which consists of a fully passive negative voltage converter (NVC) followed by an active diode [3] . When V IP goes high and V IN goes low, the top PMOS will have a positive V SG and conduct. The same occurs for the bottom NMOS which will have a positive V GS and conduct. This means that V IN will be connected to ground and V IP to V Out through the active diode. Due to the cross-coupling of transistors, the NVC suffers only a very small voltage drop. In order to prevent the flow of reverse currents, the NVC is followed by an active diode.
A. Full-bridge rectifiers
The control circuitry used to implement the active diodes in the rectifiers should consume very low power to guarantee high power efficiency in the rectifiers. This work uses a biasfree comparator topology adopted from [6] which is shown in Fig. 4 along with the active PMOS diode. A simple commonsource amplifier has been added to generate a wide output swing. The comparator does not include any positive feedback or inverters after the output. Hence the comparator functions as an open-loop amplifier which significantly reduces the risk for oscillations. A complementary NMOS-input control circuit is utilized to control the active NMOS diodes.
For input voltages that are low in comparison to the threshold voltage of the PMOS devices, turning OFF the crosscoupled PMOS devices completely becomes difficult when the output voltage is higher than the input voltage. This results in a high leakage current which lowers the power efficiency. Figure 3 (c) and Fig. 3(d) depict full-bridge rectifiers that utilize a combination of comparator-synchronized MOSFETs and cross-coupled MOSFETs. In Fig. 3(c) , the active PMOS diodes mitigate reverse leakage currents by quickly turning OFF while the cross-coupled NMOS transistors entail a voltage drop of V DS only [7] . The rectifier shown in Fig. 3(d) employs crosscoupled PMOS diodes and active NMOS diodes.
B. Voltage doublers
A voltage doubler rectifier can achieve good power efficiency at higher output voltages compared to a full-bridge rectifier [2] . Figure 3(b) shows a voltage doubler employing active NMOS and PMOS diodes. When the input V IP drops below ground potential, the comparator controlling the NMOS device outputs a HIGH thus turning ON the NMOS device. When V IP becomes higher than the rectifier output voltage V Out , the comparator controlling the PMOS device outputs a LOW thus turning ON the PMOS device and allowing V Out to charge towards V IP .
III. ANALYSIS
Since the same analysis procedure applies to all the rectifier topologies, we have chosen the active NMOS cross-coupled PMOS rectifier shown in Fig. 3(d) The input voltage can be expressed as
Assuming that there is no leakage back to the PE transducer from V Out and neglecting the parasitic capacitors in the circuit, the input voltage is obtained from charge conservation as
The time, t 0 , required to charge C P to V P E is given by
Since M N 2 is turned ON by the wide-swing output of the comparator, its gate voltage is ≈ V DD which places it in the triode region. Inserting (3) into the expression for drain current of a MOSFET in the triode region and solving for V DS gives where V Ef f = V DD − V T h,n for the active NMOS diode. The power efficiency which is defined as the ratio of output power, P Out , to input power, P In , can be calculated as
(5) Figure 5 shows the plot of P Out and P In from (5) along with the corresponding values from simulation for the 0.18-μm AN rectifier with I P = 88 μA. A comparator with an offset of 17 mV was used. The discrepancy for higher load currents is caused by the low V P E which increases the voltage drop across the cross-coupled PMOS diodes.
IV. SIMULATION RESULTS
In this paper we consider the three scenarios shown in Table I which correspond to different levels of input acceleration on the PE transducer. At higher acceleration, higher values of I P and V P are obtained. The rectifier topologies in Fig. 3 were simulated for the I P values listed in Table I with a constant current load and a 1 μF smoothing capacitor connected to the output node V Out . For each value of I P , the load current of the rectifier was swept in order to determine the maximum load current provided by the rectifier. The variation in power and voltage efficiency of the rectifier with the load current was determined. The selected CMOS process nodes differ significantly in their nominal supply voltage V DD , threshold voltage V T h , and the intrinsic gain of the MOS transistors. V T h plays a major role in determining the minimum input voltage (V P ) supported by a rectifier while the intrinsic gain and transconductance are crucial in determining the performance at large load currents. Since the control circuitry for the active diodes use the nominal supply voltage, their performance is significantly impacted by the choice of the CMOS process.
All figures in this section use the acronyms for the rectifiers provided in Fig. 3 to distinguish each rectifier topology. Figures 6 -8 plot the variation in power efficiency of the rectifiers with load current for the specified values of I P . The corresponding plots for voltage efficiency are shown in Figs. 9-11. For the voltage doublers, the voltage efficiency has been computed as V Out /0.5V P E . For I P = 34 μA, the rectifiers simulated in more advanced CMOS process nodes achieve higher power and voltage efficiency while those simulated in 0.35-μm never get activated since V P = 271 mV is insufficient to turn ON the transistors which have a V T h ≈ 0.6 V. When the load current increases, resulting in a lower V Out , the higher intrinsic gain of the 0.18-μm transistors provides increased efficiency over a wider load interval as illustrated in the power and voltage efficiency plots. Even though the 0.35-μm simulations are functional at I P = 88 μA, the poor transconductance of the devices stemming from low gateoverdrive voltage leads to diminished efficiency at medium and high load currents as shown in Figs. 7 and 10. For I P = 150 μA, the 65-nm and 0.18-μm rectifiers maintain substantial power and voltage efficiency even at fairly large load currents. From the plots in Figs. 6-11, it is seen that the AN rectifier sustains higher efficiency over a wider range of load currents compared to other topologies since the comparator for the active NMOS diode utilizes the full nominal supply voltage of the CMOS process. In contrast, the comparator for the active PMOS diode shown in Fig. 4 uses the rectifier input and output voltage as its supply voltage. In the power and voltage efficiency plots, some of the curves experience a steep decline which can attributed to the control circuitry becoming nonfunctional due to low V Out at higher load currents. To provide under grant agreement No 644378. It is also supported by Sweden's Innovation Agency, VINNOVA. Furthermore, we would like to thank our project partners, specially Dr. Cristina Rusu (Acreo Swedish ICT AB) and Dr. Thorbjörn Ebefors (Silex Microsystems AB) for valuable discussions.
